- Marcar como nuevo
- Favorito
- Suscribir
- Silenciar
- Suscribirse a un feed RSS
- Resaltar
- Imprimir
- Informe de contenido inapropiado
I'm runnung Altera Quartus II v.9.1 to programming a Cyclone III device and i have some problem with the altaccumulate megafuncition. Looking with an DSO the output of my program i see a lot of spark when i put a negative constant into the altaccumulate (signed 2's complement). Looking more attently i saw that the problem is that sometimes casually after the aclr pass trouth 1 value to 0 the accumulate start to sum the data input from a casual number and not from zero.
waiting your response Luca- Etiquetas:
- Intel® Quartus® Prime Software
Enlace copiado
- Marcar como nuevo
- Favorito
- Suscribir
- Silenciar
- Suscribirse a un feed RSS
- Resaltar
- Imprimir
- Informe de contenido inapropiado
To avoid timing violations, an asynchronous reset must be released synchronous to clk. The same applies to any asynchronous clear. Follow the respective recommendations for reset generation in the Quartus software manual, you'll also find various contributions in Altera forum related to this problem. It's better to use an synchronous clear respectively load if ever possible.

- Suscribirse a un feed RSS
- Marcar tema como nuevo
- Marcar tema como leído
- Flotar este Tema para el usuario actual
- Favorito
- Suscribir
- Página de impresión sencilla