Hi
Any VHDL Guru out there who can help me understand this code, would much appreciate it. a Newbie to VHDL and Altera DE1 WM8731 FPGA Environment, trying to learn how to pedal. The Code is attached to this post and is a VHD file from a Quartus II Project. In desperate need of some help. Regards, ABB.連結已複製
0 回應
