Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Arria 10 TX transceiver slew rate

dncmrc1
Beginner
461 Views

Can the Arria 10 TX transceiver slew rate be reconfigured on-the-fly or is this a synthesis-only parameter?

Thanks,

Marco

 

0 Kudos
1 Solution
JonWay_C_Intel
Employee
239 Views

On further analysis, i checked the register map

https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx


if link doesnt work, check this:

https://www.intel.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx


which there was slew rate RW register at 0x10c. You should be able to change at runtime and observe with oscilloscope


View solution in original post

2 Replies
JonWay_C_Intel
Employee
265 Views

No, you cannot change the slew rate at runtime.


0 Kudos
JonWay_C_Intel
Employee
240 Views

On further analysis, i checked the register map

https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx


if link doesnt work, check this:

https://www.intel.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx


which there was slew rate RW register at 0x10c. You should be able to change at runtime and observe with oscilloscope


Reply