Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Avalon FIFO memory

srinivasan
Beginner
220 Views
Hi,
I want to write and read the data in Avalon FIFO memory with different data width....write 32 bit and read 256 bit...but in IP GUI it showing only write data width...no read data width...can anyone tell how to give the read data width...
0 Kudos
1 Reply
RichardTanSY_Intel
154 Views

Hi @srinivasan 

 

Sorry for the late reply. Unfortunately Avalon FIFO memory does not support different data width. 

You may checkout the FIFO User Guide below on mixed-width dcfifo. 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_fifo.pdf

 

Best Regards,
Richard Tan

p/s: If any answer from the community or Intel support are helpful, please feel free to give Kudos. 

 

Reply