Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16604 Discussions

Avalon MM Slave - How to detect Interrupt acknowledgement from HPS on CYCLONE V

syam
Novice
‎05-04-2021 08:31 AM
568 Views

Hi

We have a system design in platform designer for CYCLONE V. We have a custom IP module to which we have added an Interrupt Sender interface. The interrupt receiver is on the HPS instantiated in the platform designer. Once this slave raises the IRQ how will it know that the HPS master has acknowledged / serviced the interrupt. Is there a register or bit line that the slave can read to figure this out. The best info on the documentation we found is given below. But this doesn't clarify the above query we have. 

syam_0-1620142138752.png

Best Regards

Syam

 

0 Kudos

Link Copied

1 Reply
EricMunYew_C_Intel
Moderator
‎05-31-2021 01:53 AM
530 Views

Avalon master will disasserting the irq line as acknowledgement.


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.