Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15339 Discussions

Avalon MM Slave - How to detect Interrupt acknowledgement from HPS on CYCLONE V

syam
Beginner
151 Views

Hi

We have a system design in platform designer for CYCLONE V. We have a custom IP module to which we have added an Interrupt Sender interface. The interrupt receiver is on the HPS instantiated in the platform designer. Once this slave raises the IRQ how will it know that the HPS master has acknowledged / serviced the interrupt. Is there a register or bit line that the slave can read to figure this out. The best info on the documentation we found is given below. But this doesn't clarify the above query we have. 

syam_0-1620142138752.png

Best Regards

Syam

 

0 Kudos
1 Reply
EricMunYew_C_Intel
Moderator
113 Views

Avalon master will disasserting the irq line as acknowledgement.


Reply