We have a system design in platform designer for CYCLONE V. We have a custom IP module to which we have added an Interrupt Sender interface. The interrupt receiver is on the HPS instantiated in the platform designer. Once this slave raises the IRQ how will it know that the HPS master has acknowledged / serviced the interrupt. Is there a register or bit line that the slave can read to figure this out. The best info on the documentation we found is given below. But this doesn't clarify the above query we have.