Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Bugs in Process Panel of Quartus II 9.1

Altera_Forum
Honored Contributor II
‎06-19-2010 05:07 AM
1,359 Views

It seems that Quartus II Process panel has some difficulty updating the status of process. For example, after running "Analysis and elaborate", I run partition merge, after partition merge complete, the whole Analysis & Synthesis becomes outdated again. 

Very confusing and inefficient 'cos it will re-run the updated process which is unnecessary. 

 

Jeff
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎06-21-2010 05:52 PM
691 Views

i've noticed this too, if you use the Processing > Start menu i don't think this relies on Smart Compilation.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-13-2010 10:11 AM
691 Views

When i run RTL viewer, the processes also becomes outdated!

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-13-2010 04:04 PM
691 Views

yes, i've seen that too

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.