Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14944 Discussions

Can a multi-channel FIR filter bank with different coefficients on each channel be realized in DSP Builder?

DHaes
Beginner
986 Views

It appears that the only way to do this is by creating a bank of separate Single-Rate FIRs

0 Kudos
1 Reply
Vicky1
Employee
115 Views

Hi,

Please refer the "Interpolating FIR Filter with Multiple Coefficient Banks" from the link below,

https://www.intel.com/content/altera-www/global/en_us/index/documentation/hco1423077212985/design-ex...

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Reply