Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Can't find verilog file in block entry

Altera_Forum
Honored Contributor II
1,978 Views

Hello: 

 

1. I have schematic page. 

2. I add a block (from symbol) 

3. I double click the block to attach the .v file to it, and I get a cannot locate design file for entity "block_name" 

4. I right click the block and try to attach to the .v file (the .v is in the project), and I get the same error message 

5. Why? 

 

(I actually did this once before, but it doesn't work now) 

 

thanks!! 

Marcelo
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,035 Views

When I have a schematic top level I proceed in the opposite way: I create the block symbol from the hdl file by selecting the command in the Quartus File menu, then add the symbol to the schematic.

0 Kudos
Altera_Forum
Honored Contributor II
1,035 Views

That works. 

 

Thanks for all your help 

-M 

 

 

 

--- Quote Start ---  

When I have a schematic top level I proceed in the opposite way: I create the block symbol from the hdl file by selecting the command in the Quartus File menu, then add the symbol to the schematic. 

--- Quote End ---  

0 Kudos
Reply