Constraining output enable in TimeQuest for ZBT SRAM

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Constraining output enable in TimeQuest for ZBT SRAM

907 Views

Hi,

I have a zero bus turn around SRAM that is source synchronous, Cypress CY7C1470V33.

I am using a Cyclone IV FPGA.

I have used set_output_delay to constrain the data, address and control signals relative to the clock

to meet the clock to data valid, setup and hold time requirements of the SRAM.

However, I can not figure out how to constrain the output enable for the data pins such that there is no bus contention.

When going from write to a read (falling edge of output enable),

I need a minimum clock to Hi-Z of 1.2 nsec and a maximum of 1.7 nsec.

When going from a read to a write (rising edge of output enable),

I need a minimum clock to lo-Z of 4.5 nsec and a maximum of 6.0 nsec.

Any suggestions would be appreciated.

Thanks,

Jennifer

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.