Constraining ripple clocks, clock mux output clocks, altddio output clock

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Constraining ripple clocks, clock mux output clocks, altddio output clock

927 Views

Hi I have a design in which I send out (off chip) (inverted) "sysclk_out" from altddio. I do not use PLL as a source clock. I just use the incoming clock (sysclk_in) to drive the altddio.

a.) I could not find a way to constrain that output clock.

b.) Should I create a virtual clock (exact phase and frequency as "sysclk_ext") to constrain the output data ports? I could not find the -source to use in "create_generated_clocks"

d.) In other design I have a mux selecting incoming clocks, how should I use "create_generated_clocks" to constrain the clocks?

Thanks in advance.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.