• Support Community
  • About
  • Developer Software Forums
    • Developer Software Forums
    • Software Development Tools
    • Toolkits & SDKs
    • Software Development Topics
    • Software Development Technologies
    • oneAPI Registration, Download, Licensing and Installation
    • GPU Compute Software
    • Intel® Tiber Developer Cloud
    • Software Archive
    • Edge Software Catalog
  • Product Support Forums
    • Product Support Forums
    • FPGA
    • Memory & Storage
    • Visual Computing
    • Embedded Products
    • Graphics
    • Mobile and Desktop Processors
    • Intel® Xeon® Processor and Server Products
    • Wireless
    • Ethernet Products
    • Intel vPro® Platform
    • Intel® Enpirion® Power Solutions
    • Intel® Unison™ App
    • Intel® QuickAssist Technology (Intel® QAT)
    • Intel® Trusted Execution Technology (Intel® TXT)
    • Thunderbolt™ Share
    • Intel® Gaudi® AI Accelerator
  • Gaming Forums
    • Gaming Forums
    • Intel® ARC™ Graphics
    • Gaming on Intel® Processors with Intel® Graphics
    • Developing Games on Intel Graphics
  • Blogs
    • Blogs
    • @Intel
    • Products and Solutions
    • Tech Innovation
    • Thought Leadership
    • Intel Foundry
  • Private Forums
    • Private Forums
    • Intel oneAPI Toolkits Private Forums
    • Intel AI Software - Private Forums
    • Intel® Connectivity Research Program (Private)
    • Intel-Habana Gaudi Technology Forum
    • HARP (Private Forum)
    • Neural Object Cloning Beta
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Success! Subscription added.

Success! Subscription removed.

Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.

  • Intel Community
  • Product Support Forums
  • FPGA
  • Intel® Quartus® Prime Software
  • Creating BSF strips parentheses from output signal size
17123 Discussions

Creating BSF strips parentheses from output signal size

Subscribe
More actions
  • Subscribe to RSS Feed
  • Mark Topic as New
  • Mark Topic as Read
  • Float this Topic for Current User
  • Bookmark
  • Subscribe
  • Mute
  • Printer Friendly Page
07dshaffer
07dshaffer
Beginner
‎04-16-2021 08:35 AM
1,817 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

When I attempt to generate a BSF using the following system verilog code, Quartus 20.1 Prime Lite is stripping the parentheses from the calculation of the output signal size. This results in an incorrect calculation of the size of the output (it is doing 4*2*8+24 = 88). However, it only does this on the BSF (see first attachment). Inside of my module, the size of the signal is correctly calculated as 4*2*(8+24) = 256.

Is this expected behavior for using BSF and BDF files? It's been several years and versions of Quartus since I used a BDF (>10 yrs) rather than doing everything in HDL.

If I use a text editor to edit the BSF file I can change the text to include parentheses and my system compiles (see second attachment). However, as soon I regenerate the BSF it overwrites the old text and is incorrect again.

module sync_adc_data #(
	parameter integer STREAM_COUNT = 4,
	parameter integer CHANNELS_PER_STREAM = 2,
	parameter integer HEADER_WIDTH = 8,
	parameter integer DATA_WIDTH = 24
)
(
	input				clk_i,
	input				rst_i,
	
	output logic [((STREAM_COUNT * CHANNELS_PER_STREAM * (HEADER_WIDTH + DATA_WIDTH)) - 1) : 0]	word_o
);

endmodule : sync_adc_data

 

Preview file
68 KB
Preview file
80 KB
0 Kudos
Reply
  • All forum topics
  • Previous topic
  • Next topic

Link Copied

7 Replies
Nurina
Nurina
Employee
‎04-20-2021 08:20 PM
1,782 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Hi,


Sometimes there are problems with generating block symbols from HDL and vice versa. I've reproduced your error and am reporting this issue to engineering.


Regards,

Nurina


0 Kudos
Copy link
Reply
Nurina
Nurina
Employee
‎05-10-2021 07:20 PM
1,761 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Hi,



I'd just like to update you on this matter. Engineering is currently investigating the root cause of the problem.


Regards,

Nurina


0 Kudos
Copy link
Reply
07dshaffer
07dshaffer
Beginner
‎05-19-2021 05:50 AM
1,724 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Thank you for the update.

0 Kudos
Copy link
Reply
Nurina
Nurina
Employee
‎05-24-2021 01:04 AM
1,707 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Hi,

 
Engineering has investigated root cause. However, they are now focusing feature enhancement/bug fixing on Pro edition. For standard, they will put it as lower priority. This fix will take some time . We are sorry to inform this.
 
With that, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
 
Regards,
Nurina
 
0 Kudos
Copy link
Reply
07dshaffer
07dshaffer
Beginner
‎05-24-2021 05:08 AM
1,702 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Okay, thank you for looking into the issue. If I leave this issue open, can you let me know when this bug is fixed?

0 Kudos
Copy link
Reply
Nurina
Nurina
Employee
‎05-28-2021 01:22 AM
1,683 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Hi, 

 

Yes, I can do that. Please note that it will take a while to be fixed.

 

Regards,

Nurina


0 Kudos
Copy link
Reply
Nurina
Nurina
Employee
‎07-01-2021 01:25 AM
1,639 Views
  • Mark as New
  • Bookmark
  • Subscribe
  • Mute
  • Subscribe to RSS Feed
  • Permalink
  • Print
  • Report Inappropriate Content

Hi, 

 

Engineering has made preliminary plan to fix this issue in Quartus Standard version 21.1 which will be released around September. Until then you will have to use the workaround of editing the symbol after regenerating it.

 

With that being said, I will put this case to a close pending. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

Regards,

Nurina

0 Kudos
Copy link
Reply
Reply
Topic Options
  • Subscribe to RSS Feed
  • Mark Topic as New
  • Mark Topic as Read
  • Float this Topic for Current User
  • Bookmark
  • Subscribe
  • Printer Friendly Page
  • All forum topics
  • Previous topic
  • Next topic

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.