Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17259 Discussions

Cyclone V: 100% of LABs used in report, but not in Chip Planner

Altera_Forum
Honored Contributor II
1,602 Views

Hi 

 

I'm making a design in which I'm seeing some strange differences between the compiler report and what it's seen in the Chip Planner: 

 

In the Compiler report, the use of LABs reaches a 100%, but in the Chip Planner there are obviously a lot of unused LABs (the light blue cells near the top border and all the southern zone in the attached picture) 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11053&stc=1  

 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11054&stc=1  

 

 

The problem is that when I add more blocks to my design, the fitter starts failing (it says it needs to use more LABs than the device contains), but it seems to me that there should be still enough space in this device... 

 

Am I missing something? 

 

Thanks! 

 

(Cyclone V, compiled with Quartus II 15.0)
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
624 Views

Might be some bug with the Chip Planner. Probably you should raise a tiket to Altera support on this to clarify.

0 Kudos
Altera_Forum
Honored Contributor II
624 Views

You use 74% of ALM, like report say

0 Kudos
Altera_Forum
Honored Contributor II
624 Views

Hi,  

 

Well, what I'm more concerned about is the use of LABs... 

Each LAB contains 10 ALMs, and according to the Chip Planner, about the 25% southern LABs are completely empty (and given that most of the used ones in the center of the layout are just half-used, that 74% of ALMs still seems too much too me) 

 

I still don't see how are the report numbers related to the Chip Planner actual results.
0 Kudos
Altera_Forum
Honored Contributor II
624 Views

Maybe you are saturating LAB interconnections so Quartus can't use all ALM? Could you share your design?

0 Kudos
Altera_Forum
Honored Contributor II
624 Views

I can't really share the design, but I'll start by checking the interconnections usage, if that unused LABs are unreachable that would explain the problem. Thanks!

0 Kudos
Reply