Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 讨论

DSP blocks

Altera_Forum
名誉分销商 II
‎05-11-2016 10:28 AM
1,215 次查看

Hello 

I am synthetizing a FFT on Arria 10. The compiler report gives 136 DSP blocks are used including: 

32 floating point multipliers 

32 floating point addition of products 

72 floating point adders 

(32+32+72=136) 

For me it does not add up because the same DSP blocks that do the multiplication, do as well the accumulation. So at maximum we should have 104 DSP blocks (32+72). 

how can we explain this result ?!  

Thanks in advance
0 项奖励

链接已复制

0 回复数
回复

周一至周五提供社区支持。请单击 此处查看其他联系方式。

英特尔不会验证所有解决方案，包括但不限于该社区中可能出现的任何文件传输。对此，英特尔不做任何明确或隐含的担保，包括但不限于对适销性、适用于特定用途和非侵权的隐含担保，以及由履约习惯、交易习惯和贸易惯例引起的任何担保。

关于编译器优化的更多完整信息，请参阅我们的 优化通知.