Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Decipher the algorithm of an uploaded verilog source code

Altera_Forum
Honored Contributor II
‎11-21-2015 08:30 AM
1,579 Views

Hi, strange as it may seem to ask, I need a tool/program/online resource that can convert a verilog file into an algorithm. 

 

All the searches I have made only teach how to implement an algorithm in verilog but not the reverse. 

 

Please help with advice and/or links to software/online tools where I can upload a verilog file and decipher the underlying algorithm. 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-21-2015 10:31 AM
573 Views

wow. I heard that some language a self-documented and don't need block-diagram for application (joke) 

bur reverse engeneering of verilog code to ASM diagram. (Algorithmic state machine) 

I quiet doubt if RTLViewer can help you.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.