Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Design to use with Transceiver Toolkit

Altera_Forum
Honored Contributor II
‎10-18-2016 09:16 PM
1,059 Views

Hi, 

 

I am trying to create a verilog design so that I can connect two SFP+ connectors on the same FPGA with an external cable and do BER tests on the loop using the transceiver toolkit. Can anyone help me get started with setting up a design to do this? 

 

Also, I am having trouble with the pin assignments for the SFP+ ports. I am trying to assign one port as a transmitter by assigning the pin associated with SFPA_TX_n and assigning the other port as a receiver by assigning the pin associated with SFPB_RX_n. However, this leads to errors (ex. Error: The output pin SFP_TX assigned to HSSI Pin_XYZ has no fanin.). For each SFP port, there are multiple different pins, one of them being SFPA_MOD2_SDA for serial wire data. I am wondering if I should be using these pins instead, regardless of if I want to assign a port as input or output.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.