- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
Is there a way (using Quartus) to output a differential clock from a Cyclone II PLL without getting the "Warning: ... Use PLL dedicated clock outputs to ensure jitter performance" message?
I have assigned the two pins for output to the adjacent PLLn_OUTp and PLLn_OUTn pins. Connecting these pins to the PLL "c0" output, with an inverter on one, results in the usual warning for the inverted pin. Examining the floorplan shows that the inverted signal is routed clear across the chip, and then back. The ALTIOBUF_OUT megafunction is grayed out in the megawizard (not applicable to Cyclone II?). ALTOUTBUF_DIFF is not grayed out, but generates an error (not allowed for this device type). There ought to be a way.... Thanks! Carlコピーされたリンク
6 返答(返信)
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
Use ddr_out to drive the clock signals out, you can use any two IO pins although it is recommended to use a 'differential' pair.
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
The normal way is to assign a single pin and a differential I/O standard.No MegaFunctions or anything else needed.
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
Thanks for the responses:
josyb: Where can I find the ddr_out function/block/primitive ? fvm: I eventually found a more complete reply from you in another thread. "Select a differential pin pair and assign a differential I/O standard to the positive pin in the Pin Planner or Assignment Editor. the negative pin is assigned by quartus automaticly." - That did the trick! Carl- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
Carl,
you create a ddr_out block with the MegaWizard PlugIn Manager, select ALTDDR_OUT in the 'IO' section. Driving the clocks out via ddr_out is useful when you are sending the clock along with DDR output data e.g. driving a RTBI (Reduced Ten Bit Interface) as found on some gigabit transceivers. This will keep your clock nicely aligned with the DDR data as then all signals have equal output circuits. I guess you can do this also with true differential signals, e.g. LVDS (I haven't done/tried this yet).- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
--- Quote Start --- Carl, you create a ddr_out block with the MegaWizard PlugIn Manager, select ALTDDR_OUT in the 'IO' section. --- Quote End --- Hmmm. Maybe there's an issue of allowed devices or Quartus rev?: I'm using Cyclone II and Quartus 9.1sp1. There is no ALTDDR_OUT in the Megawizard, or in Help. Thanks anyway. The method given by FvM suits my purposes for now. Carl
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
Carl,
you can find the ALTDDR_OUT under the I/O section in the MegaWizard, but you can also instantiate it directly. Although I was sure I did verify this with Quartus II 10.0 speciifcally for Cyclone II but I've certainly used it with almost all previous versions.