Do quratus2 gate-level simulation contain the interconnected delays？

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Do quratus2 gate-level simulation contain the interconnected delays？

1,215 Views

Hi,

Quratus2 gate-level simulation only have gate delay or include all delays after placing and routing? Using Xilinx ISE, I know that there is RTL simulation(Behavioral Simulation), post-translation simulation(having gate delaypost), post-map simulation(I never used), post-route simulation(include all delays).

Thanks in advance.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.