- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I just start to learn how to use SignalTap II to do on chip debugging. I just have a question about SignalTap II logic analyzer is whether it provide time information? I mean when I watch the wave from it, the wave is like functional simulation, or like timing simulation with information include delay, jitter and glitch?
Thanks!Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It is functional. The capture registers just capture the signals based on the clock you tell it to, and assuming it's synchronous to the signals you're capturing and that it meets timing(which TimeQuest would tell you if it doesn't), then it captures data on each clock cycle(in a basic setup).
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks. If I use a real logic analyzer equipment and test the signals output from FPGA pins, will that be similar as SignalTap II only provide functional wave?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, again assuming you meet timing. If you pipeline them on the way out, then they'll be delayed a few cycles, but easily accountable for.
There's nothing that measures internal delays in real time, at least nothing that does it easy, nor that does a very good job of it. You could run SignalTap at a higher clock rate, but that's not going to be very fine-grained. If you want to know about the internal timing, use TimeQuest, and understand that there is quite a bit of variance(which TimeQuest models with different timing models). What is it you're trying to do?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Rysc, thanks very much. I am a beginner in FPGA design. I am more familar with simulation (like using Modelsim). But I am completely new in on chip debugging and TimeQuest. Recently I try to learn Static timing analysis using TimeQuest. I ask this question is because I wonder whether there is an equipment can watch wave of signals like Gate Level Simulation wave in Modelsim, which has jitter and glitch. Originally, I mistake Logic analyzer can provide, after your help, I know I am wrong. If I want to know about internal timing, I need to use TimeQuest.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
One thing of value in Signal Tap is the ability to change the time display from number of clock to time. When you do this, you tell Signal Tap what timescale one clock increment represents. This is extremely valuable when displaying SignalTap waveforms to other people, and the waveforms are analog. Just right click the mouse in the upper area of the waveforms, where you would place timebars, and you will get the menu to change x axis display information. -James
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks very much, James!

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page