ECO fast recompilation

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

ECO fast recompilation

1,003 Views

Right now I am using quartusII 9.0

I have a design fullcompilation that take up to 7 hours.

If i have reserve the top level design partition at post PAR level with reservation at level of placement, routing and high speed tiles.

if i try to make 2 io pins assignment swap. How can I have fast recompilation time? Do I still need 7 hours compilation times?

please reply me asap.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.