Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Effective use of blocks?

Altera_Forum
Honored Contributor II
1,121 Views

Hello; I'm a student using QuartusII in a digital systems lab. In our assignments we were given a tutorial to use blocks to abstract parts of the design. Unfortunately, I find using the method shown to us (http://www.cse.ucsd.edu/classes/sp09/cse140l/lab1/lab1part4.html) to be very frustrating because it entails defining each input and output to the block.  

 

Here's an example: 

http://www.cse.ucsd.edu/classes/sp09/cse140L/lab1/adderexample.jpg  

For the Binary_display component, we would have to name each wire in and out, know or look up the name of each in/out pin in binary_display.pdf, and map each wire to each pin.  

 

I asked a TA and he agreed that this is the best way to do it, but I wanted to check with this forum just in case there was a faster way to do it. It just seems to me that if this is the best way, it would be incredibly poor design.
0 Kudos
0 Replies
Reply