Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17253 Discussions

Embedded constraints

Altera_Forum
Honored Contributor II
‎07-16-2014 09:49 AM
1,138 Views

Hello. Using altera_attribute I am trying to place constraints in Verilog source. The exact line is: 

(* altera_attribute = "-name SDC_STATEMENT \"create_clock -name clk143 -period 7.0 \"" *) 

No luck, after compilation the clock is set to default 1000MHz. What could be wrong? Quartus v11.1 64-bit
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-16-2014 01:34 PM
442 Views

I don't do Verilog, but it looks like you need double double quotes around the SDC statement. 

Also look here: http://www.alteraforum.com/forum/showthread.php?t=43886
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.