Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16592 Discussions

Error(17044): Illegal connection on I/O input buffer primitive

ALMSlinger
Novice
1,296 Views

How do I fix this error?

I am using QPro 20.4.

Error(17044): Illegal connection on I/O input buffer primitive h_qsys_inst|ddr_mem_a|ddr_mem_a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.ibuf. Source I/O pin h_qsys_inst|ddr_mem_a|ddr_mem_a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf drives out to destinations other than the specified I/O input buffer primitive. Modify your design so the specified source I/O pin drives only the specified I/O input buffer primitive.

 

Thank you.

Best regards,

Sanjay

0 Kudos
4 Replies
AqidAyman_Intel
Employee
1,273 Views

Hello Sanjay,


Thank you for reaching out Intel FPGA Community.


Please find below the:


CAUSE: The source I/O pin driving the I/O input buffer must only drive the I/O input buffer primitive and nothing else, however it also drives to other destinations. The specified I/O input buffer primitive is illegally configured.


ACTION: Modify your design so the specified source I/O pin drives only the specified I/O input buffer primitive.


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
1,216 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
MARS2
Beginner
628 Views

I have same error with the IP memory controller generate with Quartus Prime Pro 23...  some idea? 

0 Kudos
MARS2
Beginner
613 Views

 

Illegal connection on I/O input buffer primitive DDR3L|emif_c10_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.ibuf. Source I/O pin DDR3L|emif_c10_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf drives out to destinations other than the specified I/O input buffer primitive. Modify your design so the specified source I/O pin drives only the specified I/O input buffer primitive.

0 Kudos
Reply