Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17263 Discussions

Error: Can't route source node of type max_mcell

Altera_Forum
Honored Contributor II
2,720 Views

Hello All, 

 

I am getting the following error: 

 

"can't route source node “<name>" of type max_mcell to the oe port of destination node “<name>" of type max_io" 

 

From what I understand is that my logic has exceeded the number of alloted free macrocells for my device (MAX7000S - EPM7128SLC84-15). 

 

I followed the "Resource Optimization Advisor" but that didn't help.  

 

I recall someone mentioning change all my "std_logic_vector" declarations to "unsigned" not sure if thats what was noted or not, is there anything else than can assist in freeing up marcocells?  

 

Thanks, 

Moe
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
1,858 Views

After some research, and as stated previously, it seems that this is an error one gets when they exceed the macrocell count of a device. 

 

Is there any resource out there that map logic structure to macrocell cost? Or how does one design against this? Are we to simply design and see what the fitter comes up with? 

 

Thanks, 

Moe
0 Kudos
Reply