Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Error: Cannot fit kernel(s) on device

Altera_Forum
Honored Contributor II
‎04-19-2015 06:18 PM
1,834 Views

Never mind please remove this thread.

0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎06-19-2015 01:06 AM
1,071 Views

How did you fix it? 

I'm getting the same error on my De1-Soc board and can't figure out how to fix it.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-19-2015 06:43 PM
1,071 Views

It just maybe your design is too big for the FPGA. One other solution is to try and recompile with the --high-effort flag and see.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-15-2015 01:19 AM
1,071 Views

You can see the source usage estimation in the acl_quartus_report.txt file 。you can also refer to the log file under the project file folder bin_nameofkernel.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.