Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17042 Discussions

Error from Incremental Compilation

Altera_Forum
Honored Contributor II
‎07-20-2010 12:28 AM
1,290 Views

Hello All, 

 

I'm pulling my hair out trying to work out how I've managed to enable Incremental Compilation in the Web edition of Quartus 9.1sp1. Please see the picture. 

 

I believe this all happened when I added a SignalTap file to the project. I've trawled through the .qsf file and removed anything to do with SignalTap to no avail. 

 

Any help would be greatly appreciated. Brent.
Preview file
163 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-20-2010 02:24 AM
638 Views

I've found this issue; it was caused when signal tap asked me if I'd like to 'set my netlist partition blah blah....' because I'd selected to tap nets that were post synthesis. I pressed yes without thinking. 

 

I also found that I missed a line on my qsf file that included a .dpf file in the project compilation. Removing this and all other references to partitions in my qsf has me going again.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.