Error loading design in Modelsim Altera

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Error loading design in Modelsim Altera

1,884 Views

Hi all,

I'm trying to build a verification environment that look like the block diagram below.

Where client send instruction to server, then server drive the signals that interface to the dut.

Verifier is the data verification when the test is finish and task is data structure to store data.

See attached for verilog code for the bfm_top

By setting academic_x86_subcore as TOP-LEVEL ENTITY, and BFM_TOP as my testbench file to compile.

I get successful compilation. But when I trying to run RTL simulation. Modelsim Altera show Error Loading Design, I couldn't figure out what is the problem. I did some experiment and it seem testbench not able to instantiate more than 1 module, it flag error loading design when running RTL simulation

See attached for log I got from Modelsim Altera

Thanks!

Jason

1 KB

8 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.