- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Hello,
I am trying to simulate using vwf files in Quartus 13.1 + Qsim. I create the vector waveform file and then I try to run a functional simulation, but I got the error below # ** Error: (vsim-3170) Could not find 'work.mydesign_vlg_vec_tst'. # # Error loading design Error loading design Error. I believe this vlg is related to verilog (my hardware descriptions are in vhdl). There is only one file named mydesign.vhd in my project. Any ideas of what is the problem? Thank you all링크가 복사됨
5 응답
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
I have the same problem when I use one separate file of constants.
Have you already found a solution to this problem? --- Quote Start --- Hello, I am trying to simulate using vwf files in Quartus 13.1 + Qsim. I create the vector waveform file and then I try to run a functional simulation, but I got the error below # ** Error: (vsim-3170) Could not find 'work.mydesign_vlg_vec_tst'. # # Error loading design Error loading design Error. I believe this vlg is related to verilog (my hardware descriptions are in vhdl). There is only one file named mydesign.vhd in my project. Any ideas of what is the problem? Thank you all --- Quote End ---- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Have you managed to solve the problem guys? I'm facing the same issue!
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
--- Quote Start --- Have you managed to solve the problem guys? I'm facing the same issue! --- Quote End --- No, I haven't
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Check out this thread, someone proposes a solution but I couldn't know how to apply it!
If you got something to work please inform me. http://www.alteraforum.com/forum/showthread.php?t=43528