Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17255 Discussions

Fitter and TimeQuest can't find my clock nets

Altera_Forum
Honored Contributor II
‎11-02-2009 03:43 PM
1,349 Views

Hi,  

My design has large portions of logic clocked by clocks originating in GXBs. I've closed timing in the past, but recently, both the Fitter and TimeQuest are complaining that the target is empty when I try to create_generated_clock in my sdc. I believe that the clock net that drives my clocks is taking it's name from random portions of its traversal through the hierarchy. 

 

Is there any way that I can get my clock definition to stick to a pin and not get lost between compiles? 

 

Thanks, 

Dave.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-02-2009 05:10 PM
639 Views

I found the answer to my problem:  

Running "derive_pll_clocks" in TimeQuest finds all the clock source pins in the design, and then I can change the clock names to something meaningful to me, and go. 

 

Thanks to anyone who thought of helping, and I hope my solution can help someone else. 

Dave.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.