Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Forcing problems

Altera_Forum
Honored Contributor II
‎02-10-2012 09:22 PM
1,731 Views

Greetings, 

 

 

I am trying to force two signals with absolute time references  

 

here is the code 

# force -freeze sim:/tb_top/vsc_inst1/top_fpga/ls_top_comm_new_inst/ls_pkt_rx_inst/crc_good_trig 1 @50000 ns, 0 @52500 ns, 1 @60000 ns, 0 @60500 ns, 

force -freeze sim:/tb_top/vsc_inst1/top_fpga/ls_top_comm_new_inst/ls_pkt_rx_inst/scan_armed 16#00000001 @5000 ns, 16#00000000 @5250 ns, 16#00000001 @6000 ns, 16#00000000 @6050 ns, 

 

It keeps telling me that  

# ** Error: (vsim-4007) A value argument is required.# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]# Error in macro ./do_files/run.do line 23# ** Error: (vsim-4007) A value argument is required.# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]# while executing 

 

 

This worked last time but somehow this time around it does not work 

 

Any suggestions
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.