Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Function in VHDL

Altera_Forum
Honored Contributor II
1,220 Views

Hi guys. 

 

I am beginner in VHDL. Currently, I doing my project using VHDL. I want to use function in my program. I have tried to understand the subtopic. But it seems difficult for me. Anybody who have simple and easy explanation about function topic. Thanks for your attention.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
497 Views

What exactly is the problem? Functions are well defined and you should understand them from any tutorial. A function can be called from any procedural part of the code or in a signal assignment. The logic created depends on the function.

0 Kudos
Altera_Forum
Honored Contributor II
497 Views

1. it will be worth to read "Circuit Design in VHDL" /Volnei A.Pedroni 

2. https://www.youtube.com/watch?v=g9zblovvtms 

3. try to search on the Web "VHDL function" to get some knowledge
0 Kudos
Reply