Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17256 Discussions

Gate-level simulation in modelsim issue

Altera_Forum
Honored Contributor II
1,919 Views

Hi. 

 

I intend to simulate my gate-level netlist in modelsim in order to obtain a VCD file (that I'll later use in PowerPlay to estimate power consumption). Nevertheless, i cannot load the testbench in modelsim because of a lot of unresolved defparam references: 

 

... (a lot of similar errors before)# ** Error: (vsim-10000) /home_ext/ecco/grlib-gpl-1.0.22-b4075/designs/leon3-altera-ep2s60-sdr/leon3mp.vo(623403): Unresolved defparam reference to 'altera_reserved_tdo_aI' in altera_reserved_tdo_aI.output_sync_reset.# Region: /testbench/d3# ** Error: (vsim-10000) /home_ext/ecco/grlib-gpl-1.0.22-b4075/designs/leon3-altera-ep2s60-sdr/leon3mp.vo(623404): Unresolved defparam reference to 'altera_reserved_tdo_aI' in altera_reserved_tdo_aI.sim_dqs_delay_increment.# Region: /testbench/d3# ** Error: (vsim-10000) /home_ext/ecco/grlib-gpl-1.0.22-b4075/designs/leon3-altera-ep2s60-sdr/leon3mp.vo(623405): Unresolved defparam reference to 'altera_reserved_tdo_aI' in altera_reserved_tdo_aI.sim_dqs_intrinsic_delay.# Region: /testbench/d3# ** Error: (vsim-10000) /home_ext/ecco/grlib-gpl-1.0.22-b4075/designs/leon3-altera-ep2s60-sdr/leon3mp.vo(623406): Unresolved defparam reference to 'altera_reserved_tdo_aI' in altera_reserved_tdo_aI.sim_dqs_offset_increment. 

 

Any ideas on how to solve this? 

 

Cheers, Leonardo.
0 Kudos
0 Replies
Reply