Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Hardware Acceleration of instruction set. Help finding literature?

Altera_Forum
Honored Contributor II
‎10-08-2013 12:58 PM
1,161 Views

Hi. 

 

I am currently doing literary studies in preparation of writing my master thesis. The thesis is focused on hardware acceleration on instruction level granulation. This basically means that i am going to be running a bunch of benchmarks on a specific CPU core IP. Then identify what instructions are executed often and if any of them benefit from either being implemented in a HW accelerator individually or grouped. I am having a hard time finding scientific papers and/or books related to instruction set level HW acceleration (techniques, approaches, examples?). Can anyone here help in pointing me to existing literature on the subject? 

 

Thanks a lot!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-10-2013 03:39 PM
394 Views

have you looked at any of the OpenCL literature?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.