Help: how to write a 20ns delay on verilog HDL - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Help: how to write a 20ns delay on verilog HDL

1,233 Views

how to write a 20ns delay on verilog HDL?

simple example pls

thanks

Link Copied

1 Reply

466 Views

Synthesizable:

always @ (posedge clk)
data_delayed <= data;

(clk is 50 MHz)

Non-synthesizable:

`timescale 1ns / 1ps
<module declaration stuff>
always @*
data_delayed =# 20 data;

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.