Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Hi, i am having this error and I don't know how to fix it, I have to finish this for today for my school and I do not know what to do. Error (10170): Verilog HDL syntax error at ctrl.v(170) near text: "assign"; expecting an operand.

scabr8
Beginner
167 Views
 
0 Kudos
2 Replies
ak6dn
Valued Contributor III
105 Views

You have to supply the verilog source code line(s) that are being flagged or no one is going to be able to help you in any reasonable way. Just the error message(s) are not enough.

Kenny_Tan
Moderator
105 Views

When you right click on the error message, you can cross probe to a chrome/IE to provide the error message explanation. If this message is not clear, let us know. We will try to make better explanation on it.

Reply