Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

How can I keep instance during synthesis stage

Michaelyu
Beginner
1,418 Views

Hi,

My source code is a vqm file which generated by Synplify, and using Quartus Pro 21.1 to do place and route.

I found that some buffers would be optimized by Quartus, and these buffers are not registers.

What could I do if I would like to keep these buffers during fitter stage in Quartus?

Thanks for any suggestions.

0 Kudos
4 Replies
SyafieqS
Employee
1,396 Views

Po,


You may look at the synthesis Quartus attributes as link below

https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/hdl/vhdl/vhdl_file_dir.htm


Keep and norprune attribute can prevent from being removed.


0 Kudos
SyafieqS
Employee
1,380 Views

Hi Yu,


May I know if there is any update on this?


0 Kudos
Michaelyu
Beginner
1,377 Views

Hi SyafieqS,

I modified the vqm file manually and used (* keep *) attribute to prevent my buffer from being removed.

Thank you so much for your helping.

 

 

 

0 Kudos
SyafieqS
Employee
1,361 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Reply