How can make DSPBuilder generate verilog? - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How can make DSPBuilder generate verilog?

1,285 Views

Hello,

When I use DSPBuilder to create a project and I want it to generate verilog, but it always generate VHDL. How can I set some parameter to get what I want.

Thank you.

Link Copied

1 Reply

538 Views

DSP Builder can only generate VHDL.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.