How do I cascade third PLL in my design?

[FATTY_WANG]

Hello,

I need to cascade the third iopll in my design.

Is it legal? I had ever seen the guidance that you could just cascade two pll.

[FvM]

Hi,

the question title suggests that Quartus prevents double PLL cascading. Is it so?

Apart from this point, I didn't yet came across a situation where I had need to cascade three PLLs. What's the specific problem?

[AqidAyman_Intel]

From what I am aware of, there is mentioned in the user guide that the you can cascade a maximum of two PLLs. If I am not mistaken it is for Stratix 10 device.

[AqidAyman_Intel]

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.