How does one instantiate a PLL? - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How does one instantiate a PLL?

1,679 Views

How do I instantiate a PLL in Quartus II 5.0?

I want to generate an output which is an inversion of the clock. In other words, I want it to be phase-shifted by 180 degrees. Can I do this with a PLL, and if so, how?

Link Copied

1 Reply

690 Views

Use the MegaWizard (under Tools menu) to generate the PLL. Yes, you can specify a 180 phase shift on the PLL output and then drive this out of the FPGA.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.