Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15544 Discussions

How to call Avalon-MM Master BFM API procedures in VHDL

SSmil
Beginner
238 Views

Hello, I'm new to verification process in VHDL. I need to verify a custom Avalon-MM slave component. What I did so far is the following: I generated a testbench system in Qsys and now I have tb file generated. This file contains component declarations of master BFM, clock and reset sources and my component. As I understand, now I need to write custom test calling master BFM procedures. I don't know how to do this. It would be nice if somebody could point me to a VHDL example, as I have troubles finding one.

Thanks.

0 Kudos
0 Replies
Reply