How to call Avalon-MM Master BFM API procedures in VHDL

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How to call Avalon-MM Master BFM API procedures in VHDL

456 Views

Hello, I'm new to verification process in VHDL. I need to verify a custom Avalon-MM slave component. What I did so far is the following: I generated a testbench system in Qsys and now I have tb file generated. This file contains component declarations of master BFM, clock and reset sources and my component. As I understand, now I need to write custom test calling master BFM procedures. I don't know how to do this. It would be nice if somebody could point me to a VHDL example, as I have troubles finding one.

Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.