How to check if a VERILOG_MACRO is defined in Quartus TCL script

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How to check if a VERILOG_MACRO is defined in Quartus TCL script

1,628 Views

I have a design that uses one of two clocks (CLK_A & CLK_B), selected based on an `ifdef check. The clock select macro is defined from the qsf file:

set_global_assignment -name verilog_macro "use_clk_a=1"

I have an sdc file that creates a clock 'dgn_clk' from the correct clock used in the design:

create_clock -name {dgn_clk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {CLK_A}]

Is there a way to select the right clock input port in TCL and assign it to dgn_clk based on checking if the corresponding Verilog macro is defined or not ?

Thanks.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.