- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am using ArriaGX, there are two clocks input to my FPGA. One is the system clock in and another is the GXB's reference clock.
My SDC file is as below: create_clock -period 10.000 -name clkin -waveform {0 5} [get_ports {refclk}] create_clock -period 10.000 -name clkin -waveform {0 5} [get_ports {clkin}] derive_pll_clocks There are several warnings after compilation: Info: Reading SDC File: 'src/my.sdc' Warning: Overwriting existing clock: clkin Warning: The master clock for this clock assignment could not be derived. Clock: refclk~refclk_div|clkout was not created. Warning: No clocks found on or feeding the specified source node: refclk~refclk_div|inclk Warning: Ignoring clock spec: inst9|u_XCVR_TX_1Ch|alt2gxb_component|channel_quad[0].pll0|clkout Reason: Clock derived from ignored clock: refclk~refclk_div|clkout. Clock assignment is being ignored. Warning: Ignoring clock spec: inst9|u_XCVR_TX_1Ch|alt2gxb_component|channel_tx[0].transmit|clkout Reason: Clock derived from ignored clock: inst9|u_XCVR_TX_1Ch|alt2gxb_component|channel_quad[0].pll0|clkout. Clock assignment is being ignored. Warning: PLL cross checking found inconsistent PLL clock settings: Warning: Node: refclk~refclk_div|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 How to deal with these warning issue?Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You use the same -name for both clocks. The second one overrides the first, so now refclk is no longer constrained. With it not constrained, the transceiver it drives that is constrained by derive_pll_clocks no longer works. Give the first one a distinct name and I think it will work.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Isn't there a typo in your .SDC file though:
--- Quote Start --- create_clock -period 10.000 -name refclk -waveform {0 5} [get_ports {refclk}] create_clock -period 10.000 -name clkin -waveform {0 5} [get_ports {clkin}] derive_pll_clocks --- Quote End --- Cheers, Dave- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Dears:
Thanks for you reminder!!!!
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page