Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
17267 Discussions

How to disable IO buffers out of netlist verilog model

Altera_Forum
Honored Contributor II
‎08-26-2011 06:55 AM
1,460 Views

Hi, 

 

Following is a description from the .vo file generated after Fitter Implementation. 

We do not wan't the IO bufs to be implemented (its causing issues in GLS) 

Is there anyway to not to implement IO buffers in .vo generated ?  

 

stratixiv_io_obuf \DQ_OUT[0]~output ( 

.i(altsyncram4|q_b [1]), 

.oe(vcc), 

.dynamicterminationcontrol(gnd), 

.seriesterminationcontrol(14'b00000000000000), 

.parallelterminationcontrol(14'b00000000000000), 

.devoe(devoe), 

.o(DQ_OUT[0]), 

.obar()); 

 

Thanks
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.