- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am almost done my CPU project which involves a 5 stage RISC pipeline with exceptions and all of that lovely stuff that you will find on a modern low-end processor (no caches or virtual memory). I am wondering of there is any tools (I use ModelSim to debug) and/or methods that can help me quickly verify my design.
Also I am wondering if there is any IP that will allow me to place my .hex file into a certain portion of the RAM through JTAG and assert a reset signal to my CPU. I could really use that to help test my CPU.Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page