- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How do I perform simulation for any design using Questasim in the Quartus Prime pro. cuurently I am using Quartus Prime Pro 24.1 version.
1. there is no Run RTL simulation option in the tool menu like in the lite or prime.
2. if I have to do using .tcl and .do file, then how do I get this file and what will be the further process.
I am using Quartus software first time.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You may checkout this user guide for how to simulate using Questa*-Intel® FPGA Edition, with the example design provided in the document.
https://www.intel.com/content/www/us/en/docs/programmable/691278/21-3/quick-start.html
Regards,
Richard Tan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Dropping a note to ask if my last reply was helpful to you?
Do you need any further assistance from my side?
Regards,
Richard Tan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Richard,
Thank you for your reply. The issue is resolved now.
However, I have different problems related to implementing the jesd204 design example and doing FPGA implementation. I have generated the design example; for FPGA implementation, I am using Altera Apollo SOM board and AFE79xx EVM; I need help with the pin assignment, like how to check which pins to give for refclk_core and refclk_xcvr and mgmt_clk, etc.
Can you please help me with this?
Thank you
Regards
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm pleased to hear that your question has been addressed.
At Altera, we recommend opening a new case for each unique technical issue. This helps with case analysis and allows us to better assess your support needs.
I noticed you've submitted a follow-up question in a new case, and an agent will be assigned to it shortly.
You can follow your case here:
Pin Assignment for JESD204B using Apollo Agilex 7 and AFE79 EVM
Now, I will transitioning this thread to community support. If you have any further questions or concerns, please don't hesitate to reach out. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.
The community users will be able to help you on your follow-up questions.
Thank you and have a great day!
Best Regards,
Richard Tan

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page