Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17255 Discussions

How to force typical corner for StratixII

Altera_Forum
Honored Contributor II
‎07-09-2010 08:37 AM
1,461 Views

I'm currently using stratixII FPGA, EP2S180F1508 for prototyping and validating IP's and system on chip before silicon. 

I'm struggling against timing analysis. The target is 60Mhz. In slow corner violation is 6 ns, and in Fast corner the slack is +6ns. 

 

As i'm using the FPGA in typical temperature, is there anyway to set a typical operating conditions in Quartus ? 

I can't find it. 

The operating settings and conditions seems to be precalibrated to FAST and SLOW, and no way to change them ? 

 

If this is not possible, is there anyway to hack the altera librarie to add an operating condition ?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.