Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17249 ディスカッション

How to set entity for DSP_BLOCK_BALANCING

Altera_Forum
名誉コントリビューター II
1,442件の閲覧回数

Hi, 

 

I have some filters in my design and I would like one of them to use LEs only. So I found the DSP Block Balancing logic option but I'm not able to set this option to just one entity in my design. The line below is from my qsf file but it does not prevent the synthesis tool from implementing DSP elements for this filter. 

 

set_instance_assignment -name DSP_BLOCK_BALANCING "LOGIC ELEMENTS" -to *iir_bandpass* 

 

I tried this with/without some wildcards like iir_bandpass, iir_bandpass* or *iir_bandpass* but it is not working. 

 

The only thing I got to work is preventing the usage of DSP blocks for the whole design with this option: 

 

set_global_assignment -name dsp_block_balancing "logic elements" 

 

But I would like to use LEs instead of DSP blocks in just one entity. 

 

How can I do this? 

 

Maik
0 件の賞賛
3 返答(返信)
Altera_Forum
名誉コントリビューター II
714件の閲覧回数

have you tried the multstyle synthesis attribute?

Altera_Forum
名誉コントリビューター II
714件の閲覧回数

Hi, 

 

thanks, it's working now withe the multstyle synthesis attribute. 

 

I wonder why the other method does not work. According to the documentation it should do the same . . .  

 

Maik
Altera_Forum
名誉コントリビューター II
714件の閲覧回数

i'm not sure, you may file a bug report 

 

i like the synthesis attributes, that way i can parameterize my HDL to control DSP and RAM resources
返信