Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

How to simulate ip's generated by the HLS in the Active HDL

DKras4
Beginner
‎12-28-2018 04:33 PM
2,027 Views

Hello,

I have a project build in Active HDL.

I want to use ip's that is generated by the HLS in this project.

Where is the BEH files that should be used by Active HDL?

Thanks

0 Kudos

Link Copied

1 Reply
KennyTan_Altera
Moderator
‎01-07-2019 06:14 AM
868 Views

Can you used Modelsim instead? https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/hls/ug-hls-getting-started.pdf

 

Currently our user guide show for Modelsim. If you want to use activa HDL, you will have to follow the steps like the modelsim and see if you face any problem using it.

Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.