Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
we want to use the lint tool to check altera build-related warnings and errors from quartus synthesis and place&route output log file, and filter based on a list of error/warning id numbers. can any experts give some suggestion? such as i need to write a python script or how do i call the lint tool? thank you very much.
