Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

I received this error while trying to run the program: Error: Top-level design entity "PAUL" is undefined I am using QUARTUS II Version6.1 How can I fix this?

TNtez
Beginner
1,766 Views

ERROR.PNG

0 Kudos
2 Replies
AnandRaj_S_Intel
Employee
1,253 Views

Hi,

 

From image i can see that your top-level design name is PAUL but your entity name is ANDGATE.

We need to have entity name and name for top-level design same. change you entity name to PAUL instead of andgate.

 

Example : file name top.vhd set as top level entity.

entity TOP is port ( ... ); end TOP;   architecture my_design of TOP is begin ... end my_design;  

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards,

Anand

 

0 Kudos
TNtez
Beginner
1,253 Views
Oh thanks I saw it later after posting the Question.
0 Kudos
Reply